





## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C., 20231 www.ispic.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/895,278 06/29/2001		06/29/2001	Mark Anders	10559-403001 / P10340 7194	
20985	7590	03/12/2003			
FISH & RIC	CHARDS	SON, PC	EXAMINER		
SUITE 500		LAGE DRIVE	FARAHANI, DANA		
SAN DIEGO, CA 92122				ART UNIT	PAPER NUMBER
				2814	
			DATE MAILED: 03/12/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

<del></del>		Application No.		Applicant(s)				
		09/895,278		ANDERS ET AL.				
	Office Action Summary	Examiner		Art Unit				
		Dana Farahani		2814				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status	Pennancius to communication(s) filed on 02	January 2002						
1)⊠	Responsive to communication(s) filed on $02$ .  This action is <b>FINAL</b> . 2b) $\boxtimes$ Th	nis action is non-fin	nal					
2a)[☐	/			secoution as to the marite is				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.  Disposition of Claims								
4)⊠ Claim(s) <u>1-17</u> is/are pending in the application.								
4a) Of the above claim(s) is/are withdrawn from consideration.								
5) Claim(s) is/are allowed.								
6)⊠	Claim(s) <u>1-17</u> is/are rejected.							
7)	Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or election requirement.  Application Papers								
• •	The specification is objected to by the Examine	r						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.								
If approved, corrected drawings are required in reply to this Office action.								
12) The oath or declaration is objected to by the Examiner.								
Priority under 35 U.S.C. §§ 119 and 120								
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).								
a) ☐ All b) ☐ Some * c) ☐ None of:								
	1. Certified copies of the priority documents have been received.							
	2. Certified copies of the priority documents have been received in Application No							
<ul> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>								
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).								
a) The translation of the foreign language provisional application has been received.  15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.								
Attachment(s)								
1) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) _	5) 🔲	-	(PTO-413) Paper No(s) atent Application (PTO-152)				

Application/Control Number: 09/895,278 Page 2

Art Unit: 2814

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1 and 2 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wada et al., hereinafter Wada (U.S. 6,225,846) in view of Fujita et al., hereinafter Fujita (U.S. 6,215,159), all previously cited.

Regarding claim 1, Wada discloses in figure 1 an input gate L6 including an input transistor P3 having an input node and an output node.

Wada dose not disclose two or more clocked input gates operative to place a pre-charge mode in response to a first clock signal and to place the repeater in an evaluate mode in response to a second clock signal.

Fujita teaches that pluralities of clock signals are applied to the transistors shown in figure 5A. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use clock signals to the gate of the transistor in Wada's invention, since it is known in the art that clock signals are used to operate MOS transistors in order to control the desired voltage at their output according to a time interval.

Regarding claim 2, Wada discloses in figure 1 the transistors include a PMOS transistor P3 coupled to E3 and an NMOS transistor N4 coupled to Vss, the input transistor N3 being connected between said PMOS and NMOS transistors.

3. Claims 3-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wada in view of Fujita as applied to claim 1 above, and further in view of Rossi et al., hereinafter Rossi (U.S. 6,069,513).

Regarding claims 3 and 4, Wada discloses in figure 1 an intermediate node coupled to one of a source and a drain of the input transistor N3; and an output inverter 2 having an output coupled to the output node and an input coupled to the intermediate node.

Wada dose not disclose a first transistor having a gate coupled to the input node and one of a source and a drain connected to the intermediate node; and a second transistor connected in series with the first transistor, said second transistor having one of a source and a drain connected to a voltage supply.

Rossi discloses in figure 6 a first transistor M4 having a gate coupled to the input node T and one of a source and a drain connected to an intermediate node B; and a second transistor M3 connected in series with the first transistor, the second transistor having one of a source and a drain connected to a voltage supply vdd. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to include these transistors in Wada's invention in order to have a pull up transistor at the intermediate node.

Regarding claims 5-10, Wada discloses a feedback inverter 2 where the input of the inverter connected to the intermediate node and an output coupled to a gate of the second transistor P3.

4. Claims 11-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wada and Fujita in view of Rossi and further in view of Gillingham et al., hereinafter Gillingham (U.S. Patent 6,510,503).

Wada and Fujita in view of Rossi disclose the limitations in the claims, as discussed above, except for a dynamic bus.

Gillingham teaches at column 7, lines 12-22, that using a repeater on a main bus creates a sub-bus on the main bus, and therefore, increases the latency of the device as a whole, it would have been obvious to one of ordinary skill in the art at the time the invention was made to include the dynamic repeater in a dynamic bus, as Gillingham teaches, in order to make the connection between the drivers and the flip flops, while create a sub-bus on the dynamic bus.

## Response to Arguments

5. Applicant's arguments filed on 12/03/02 have been fully considered but they are not persuasive.

Applicants argue that a noise margin of Vcc/2 is not disclosed by Wada (response voltage of Vcc/2 to an input of Vcc/2). However, Fujita reference discloses in figures 6A-6B that input signal of certain voltage could give the same voltage at the output (see the discussion under the title Level Conversion Circuit at column 9).

Application/Control Number: 09/895,278

Art Unit: 2814

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Dana Farahani whose telephone number is (703)305-

1914. The examiner can normally be reached on M-F 8:00AM - 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Wael Fahmy can be reached on (703)308-4918. The fax phone numbers for

the organization where this application or proceeding is assigned are (703)308-7722 for

regular and After Final communications.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (703)308-

0956.

Dana Farahani

March 6, 2003

SUPERVISORY PRIMARY E. TECHNOLOGY CENTER 2800

Page 5